

# EASIROC, an easy & versatile ReadOut device for SiPM

Stéphane CALLIER, Christophe DE LA TAILLE,  
Gisèle MARTIN-CHASSARD, Ludovic RAUX


*With precious help of :*

Dominique CUISY, Jean-Jacques JAEGER,  
Nathalie SEGUIN-MOREAU, Jean-Luc SOCHA


- EASIROC Features
- EASIROC Measurements
- Projects using EASIROC
- Conclusion

- **32-channel** front-end readout
- Individual 8-bit DAC for SiPM Gain adjustment
- Energy measurement from 160fC to 320pC (1pe to 2000pe @ SiPM gain =  $10^6$ )
  - 1 pe/noise ratio  $\sim 11$
  - Variable gain preamplifier
  - Variable time constant CRRC<sup>2</sup> shaper (25 to 175ns)
  - Common 10-bit DAC for threshold adjustment
  - **2 multiplexed analog outputs** (high gain, low gain) [tri state outputs]
- Trigger output
  - 1 pe/noise ratio  $\sim 24$
  - Trigger on 1/3 pe (50fC)
  - **32 Trigger outputs**
  - **OR32 output**
  - **Trigger multiplexed output** (latch included) [Tri state output]
- Individually addressable calibration capacitance
- Low power : **4.84mW/channel**, 155mW/chip
  - Unused feature can be disabled to reduce power consumption
  - Power pulsing facility (idle mode with external signal)

# EASIROC ANALOGUE CORE



# EASIROC LAYOUT



Technology :  
AMS 0,35 $\mu$ m SiGe

Die size : 16.6mm<sup>2</sup>  
4.157 x 4.013 mm<sup>2</sup>

Package :

- Naked (PEBS)
- TQFP160



TQFP: height=1.4 mm

# TEST BOARD

- Testboard allow easy acces to each EASIROC pin
- Testboard layout & cabling @ LAL
- Firmware using LAL USB interface
- Labview software

HV connector

USB


FPGA

EASIROC

2 ADCs

32 SiPM connections



ANALOGUE OUTPUTS



- ASIC versatility : 456 slow control bits
- Acquisition system

This screenshot shows the Easiroc\_20110315.vi software interface. It features a top menu bar with options like 'Fichier', 'Edition', and 'Execution'. Below the menu, there are control buttons for 'Transmit Slow Control', 'Save -> File Slow Control', and 'File -> Load Slow Control'. The main area is divided into several sections: 'Power supply' with device and USB information; 'Input 8-bit DAC' with a grid of 32 channels (Ch 0 to Ch 31) each having a value slider and an 'ON' indicator; 'Error Output' with status and source fields; and 'Trigger Channel Enable' and 'Internal Test Capacitor Enable' sections at the bottom, each with a 32-channel grid of enable indicators.




This screenshot shows the Easiroc\_20110315.vi software interface, continuing from the previous one. It displays the 'Power Mode' section with various components like 'High Gain PreAmplifiers', 'Fast Shaper', and 'Bandgap OTA' with 'Power On' indicators. The 'Chip Global Configuration' section includes 'Slow Shaper Time Constant' (50 ns), 'Pre.Amp. Capacitor' (No C), and '8-bit DAC Reference' (External 4.5V). The 'ASiC Parts Enable' section on the right lists numerous components like 'Input 8-bit DAC', 'High Gain PreAmplifiers', and '32 Triggers Outputs', all with 'ON' status. The 'Charge PreAmplifier' section at the bottom shows a grid of 32 channels with 'All Channel PA Disabled'.



# Gain and dark rate uniformity correction




The input DACs allow to adjust HV channel by channel by slow control on each SiPM of the detector



2 examples for SiPM connection allowing input DAC use

High voltage on the cable shielding







# INPUT DACs

- Input DAC to optimize SiPM bias voltage (SiPM gain)
- 8 bits on 4,5V range  
=> LSB : **20mV**
- **10 $\mu$ A** sink capability
- Ultra low power (< **1 $\mu$ W**)
- Linearity  $\pm$ **2%**
- DAC uniformity between the 32 channels :  $\sim$  **3%**


DAC linearity



# ANALOG OUTPUT (CHARGE)




## Mean\_50pe *Pedestal removed*




ssh/ HG  
G=200fF  
Tau=50  
C comp maxi  
Cinj = 100pF  
In= 50 pe -  
F= 10kHz  
100hit /point

Hold scan performed on analogue data  
[using external ADC]



Pedestal uniformity for each Gain output <0.7%



# CHARGE MEASUREMENT




- Histogram for 1 to 10 pe- on both gains




*Courtesy : Ryotaro HONDA*


- 10-bit DAC for Threshold adjustment (trigger)
- 10 bits on 1.3V range => **LSB : 1.3mV**
- Linearity  $\pm 0.3\%$



Residuals




# S-CURVES (TRIGGER EFFICIENCY)



OR32 output for 1pe on each channel







Dispersion : <5 DAC unit for 1pe  
(8fC/DAC unit) [Cf=200fF]



Individual pedestal

# PEBS

- PEBS is a project in Research & Development phase  
The purpose of the experiment is a precision measurement of the electron & positron cosmic ray flux in the energy range from 1 to 2000 GeV.



Courtesy: Waclaw KARPINSKI

RTWH Aachen

# The MU-RAY project: high-resolution muon radiography with scintillators

Italy: Bologna, Firenze, Perugia, Napoli (INFN and Universities)

Istituto Nazionale Geofisica e Vulcanologia)

Japan: Tokyo University and Health Research Institute

USA: Fermilab


- International Collaboration of physicists, geologists and volcanologists to perform muon radiography of geological structures, Mt. Vesuvius first of all
- Design and build muon telescopes to be operated in difficult environments. Requirements:
  - modular, light, easy to transport and mount
  - little need for maintenance
  - very low power consumption
- Develop a methodology and a versatile instrument

INFN Napoli

Courtesy : Giulio Saracino

## The challenge of Mt. Vesuvius

Given the mountain topology and the deep crater, there are  $\approx 2$  km of rock to cross!






# Experimental setup for YN scattering


Tohoku University + KEK

Courtesy: Ryotaro HONDA




- J-PARC K1.8 beam line
- Hyperon production
  - 1.3 GeV/c  $\pi p \rightarrow K^+ \Sigma^-$  reaction
  - LH2 target
- Basic spectrometer
  - K1.8 beam line spectrometer
  - SKS spectrometer



## New detector system for scattering events Fiber tracker and calorimeter



- Fast time response
  - Work in a high beam intensity
- Large gain ( $10^5 \sim 10^6$ )
  - Possible to detect 1 photon
- Operation in the magnetic field
  - Combination of Imaging and Spectrometer
- Trigger possibility



Active target with MPPC readout

MPPC 50ch を用いた小型プロトタイプ


# SIPMED : Silicon Photomultiplier for bioMEDical imaging




To develop a novel compact photodetection system with high energy and temporal measurement capabilities for radio-guided surgery

**Task 1 :** Characterization of single SiPMs and SiPMs matrixes performances (scintillation and fluorescent light measurements) under laboratory and real medical conditions (e.g. temperature up to 37 °C)

**Task 2 :** Design and conception of a new optimized SiPM read-out electronics for both scintillation and fluorescent light measurement



Miniaturisation of the electronic board ->




**Task 3 :** Development and validation of new per-operative prototypes :


- 1) a compact positron probe
- 2) a mono-pixel fluorescent probe
- 3) a large field-of-view and ultra-compact intraoperative gamma-camera

IMNC

Courtesy: Laurent MENARD

- $1\text{pe}^- \rightarrow 2000\text{pe}^-$  charge measurement
- 100% Trigger efficiency @  $1/3$ photo-electron
- Versatility & easy use
  - Testboard & Software ready to use, embedding acquisition system
- Very low power consumption
  - Full power pulsing capability
  - Unused stages can be shut down
- Large scale production in 2010
  - Already used in experiments (astrophysics, vulcanology, nuclear physics, medical imaging)
- Any extra information available on <http://omega.in2p3.fr>





**BACKUP SLIDES**


# Engineering run (2010)




- **Reticle size : 18x25 mm<sup>2</sup>**
  - 50-55 reticles/Wafer
  - 25 wafers
- **Final arrangement:**
  - « Calice » chips produced:
- **7 Hardroc 2b => ~9000 chips**
  - 1 Spiroc 2a => ~1250 chips
  - 1 Spiroc 2b => ~1250 chips
  - 1 Skiroc 2 => ~1250 chips
- **Additional chips produced:**
  - 1 Spaciroc : JEM EUSO experiemment => ~1250 chips
  - 1 Maroc 3 : for PMT readout => ~1250 chips
  - 3 Easiroc : for PEBS experiment => ~3750 chips (5000 received)
- **Production run for CALICE chips**
  - => **cost reduction** for CALICE




**SPIROC2B**  
Analog HCAL (SiPM)  
36 ch. 32mm<sup>2</sup>  
June 07 / June 08 / March 11



**HARDROC2B**  
Digital HCAL (RPC,  $\mu$ megas or GEMs)  
64 ch. 16mm<sup>2</sup>  
Sept 06 / June 08 / Sept 09




**SKIROC2**  
ECAL (Si PIN diode)  
64 ch. 64mm<sup>2</sup>  
March 11






# SPIROC : One channel schematic

Omega











# SPIROC ReadOut: token ring

- Readout architecture common to all calorimeters
- Minimize data lines & power



# ILC beam structure and SPIROC running modes




Acquisition	A/D conversion	DAQ
When an event occurs : • Charge is stored in analogue memory • Time is stored in digital (coarse) and analogue (fine) memory • Trigger is automatically rearmed at next coarse time flag (bunch crossing ID)  Depth of memory is 16	The data (charge and time) stored in the analogue memory are sequentially converted into digital data and stored in a SRAM.	The events stored in the RAM are readout through a serial link when the chip gets the token allowing the data transmission.  When the transmission is done, the token is transferred to the next chip. 256 chips can be read out through one serial link

Acquisition	A/D conv.	DAQ	IDLE MODE
1ms (.5%)	.5ms (.25%)	.5ms (.25%)	198ms (99%)

- Readout based on token ring mechanism initiated by DAQ
- One data line activated by each chip sequentially
- Readout rate few MHz to minimize power dissipation

1% duty cycle

99% idle cycle



Chip 0	Acquisition	A/D conv.	DAQ	IDLE MODE
Chip 1	Acquisition	A/D conv.	IDLE	DAQ
Chip 2	Acquisition	A/D conv.	IDLE	IDLE MODE
Chip 3	Acquisition	A/D conv.	IDLE	IDLE MODE
Chip 4	Acquisition	A/D conv.	IDLE	DAQ


Two orders of magnitude saved on the consumption by using the ILC beam structure and the power pulsing

- Default value for Slow Control
  - Chip ready to use after a simple SC reset (except Threshold DAC)
- Debug embedded feature :
  - Analog Probe system allow to monitor each critical point in the chip
    - 32 PreAmplifiers High Gain output
    - 32 PreAmplifiers Low Gain output
    - 32 Slow Shapers High Gain output
    - 32 Slow Shapers Low Gain output
    - 32 Fast Shapers output

# S-CURVES (TRIGGER EFFICIENCY)




### S-curve for 12pe- (2pC)




- 0
- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25
- 26
- 27
- 28
- 29
- 30
- 31

# INPUT PREAMPLIFIERS


- Bi-gain low noise preamp
  - Low noise charge preamplifier capacitively coupled = **voltage preamplifier**
  - Gain adjustable with 4 bits common to all preamps :  $C_f=0.1, 0.2, 0.4, 0.8 \text{ pF}$
  - **Positive input pulse**
  - Power : 2 mW (unpulsed)



- High gain :
  - 15pF coupling capacitor
  - 8 mV/pe in High Gain
  - Noise : 1.4 nV/sqrt(Hz)
- Low gain at preamp level
  - 1.5pF coupling capacitor
  - 0.8 mV/pe, MAX : 2000 pe (300pC) [ $@C_f=400\text{fF}$ ]



trigger time walk vs injected charge



- **Very low electronic cross-talk : 0.3%**  
(long distance cross talk due to slow shaper voltage reference: If this voltage decoupled with  $100\mu\text{F}$ , it becomes negligible  $\sim 0.04\%$ )

