

S. Conforti Di Lorenzo<sup>a,\*</sup>, J.E. Campagne<sup>a</sup>, F. Dulucq<sup>a</sup>, S. Drouet<sup>b</sup>, M. El Berni<sup>c</sup>, C. de La Taille<sup>a</sup>, B. Genolini<sup>b</sup>, G. Martin-Chassard<sup>b</sup>, N. Seguin Moreau<sup>a</sup>, E. Wanlin<sup>b</sup>, Y. Xiangbo<sup>c</sup>.  
<sup>a</sup>Corresponding author: conforti@lal.in2p3.fr - Phone: +33 1 64 46 82 87 - Fax: +33  
<sup>b</sup>Laboratoire de l'Accélérateur Linéaire, IN2P3-CNRS, Université Paris-Sud, Bat. 200, 91898 Orsay Cedex,  
<sup>c</sup>Institut de Physique Nucléaire d'Orsay, IN2P3-CNRS, Université Paris-Sud, 91406 Orsay Cedex, France  
<sup>d</sup>Institute of High Energy Physics, Beijing, China


# PARISROC

## An autonomous front-end ASIC for triggerless acquisition in next generation neutrino experiments

### Introduction

#### PMm<sup>2</sup> ("Square Meter Photomultiplier"):


- A project funded by French Research Agency (ANR-06-BLAN- 0186) for 3 years (2007-2010).
- A collaboration with 3 French laboratories (LAL, IPNO, LAPP) and an industrial company Photonis.
- An R&D project to implement a solution for a low cost and trigger-less acquisition for any detector using large number of photodetectors;
- LAL works on the front-end chip → PARISROC:
  - An adjustable gain channel by channel;
  - Auto-trigger on 1/3 of photoelectron (p.e.) (50 fC at PM gain of 106);
  - Charge measurement efficient for 1 p.e. and up to 300 p.e. (50 pC);
  - Time tagging better than 1 ns;
  - Internal ADC (Analog to Digital Converter).
  - Serial data readout.



### Performance

- 16 input preamplifiers :**
  - 2 gain paths (high and low gain);
  - PMTs gain adjustment by a factor 4 (8 bits) per channel;
  - Input dynamic range : 0 → 600 pe (0 → 100 pC);
  - Good linearity (1%).
- Trigger channel:**
  - Fast shaper (τ = 5 ns);
  - Low offset discriminator;
  - Threshold provided by common 10-bit DAC (1/3 p.e./50 fC);
  - "OR" of 16 triggers output.
- Charge channel:**
  - Slow shaper CRRC2 with variable shaping time (τ = 50 ns, 100 ns, 200 ns);
  - SCA with depth 2 (C = 0.5 pF)
- Charge and fine time measurement :**
  - 10 bit Wilkinson ADC;
  - T&H on slow shaper for charge measurement;
  - T&H on TDC ramp (100 ns) for fine time measurement;
  - Coarse time measurement : timestamp with 100 ns step (10 MHz)
- Serialization of digital output information**


### Architecture



### Digital Part


- Digital architecture :
- SCA management of 16 channels independents;
  - SCA management with depth of 2 for time and charge;
  - SCA management like FIFO (ping-pong);
  - Timestamp 24b + 1b counters @ 10 MHz (1.67s)
  - 40 MHz clock for ADC + SCA management + readout
- 
- SCA 1 Chn
- Read / Write
- FIFO management of SCA + state machines
- 24-bit timestamp counter + registers
- Top manager
- Readout module
- Data Output
- 12-bit ADC counter + registers
- ADC Ramp
- Start Ramp
- End Conversion
- Analog Value
- Working overview :
- Only hit channels are readout
  - Readout clock : 40 MHz
  - Max Readout time (16 ch hit) : 25 μs
  - 51 bits of data / hit channel (all gray)

### Measurements




PARISROC layout in AMS SiGe 0.35 μm  
 Chip area : 17 mm<sup>2</sup> (5mmx 3.4mm)  
 Submitted November 2009 and received in February 2010


### Test board




### Analog part test





### Charge measurements



### Time measurements



### Trigger efficiency



### PMT measurements

