

PARISROC

S. Conforti Di Lorenzo*a, J.E. Campagnea, F. Dulucqa, S. Drouet^b, M. El Bernia, C. de La Taillea, B. Genolini^b, G. Martin-Chassarda, N. Seguin Moreaua, E. Wanlin^b, Y. Xiangbo^c. *Corresponding author: conforti@lal.in2p3.fr - Phone: +33 1 64 46 82 87 - Fax: +33 ^aLaboratoire de l'Accélérateur Linéaire, IN2P3-CNRS, Université Paris-Sud, Bat. 200, 91898 Orsay Cedex, ^bInstitut de Physique Nucléaire d'Orsay, IN2P3-CNRS, Université Paris-Sud, 91406 Orsay Cedex, France ^c Institute of High Energy Physics, Beijing, China

An autonomous front-end ASIC for triggerless acquisition in next generation neutrino experiments

Introduction

PMm² ("Square Meter Photomultiplier"):

- A project funded by French Research Agency (ANR-06-BLAN- 0186) for 3 years (2007-2010).
- A collaboration with 3 French laboratories (LAL, IPNO, LAPP) and an industrial company Photonis.
- An R&D project to implement a solution for a low cost and trigger-less acquisition for any detector using large number of photodetectors;
- LAL works on the front-end chip : -> PARISROC:
 - An adjustable gain channel by channel;
 - Auto-trigger on 1/3 of photoelectron (p.e.) (50 fC at PM gain of 106);
 - Charge measurement efficient for 1 p.e. and up to 300 p.e. (50 pC);
 - Time tagging better than 1 ns;
 - Internal ADC (Analog to Digital Converter).
 - Serial data readout.



Performance

Architecture

Digital Part

16 input preamplifiers :

- \geq 2 gain paths (high and low gain);
- >PMTs gain adjustment by a factor 4 (8 bits) per channel;
- >Input dynamic range : $0 \rightarrow 600$ pe ($0 \rightarrow 100$ pC);
- \succ Good linearity (1%).

Trigger channel:

- Fast shaper (t= 5ns);
- \succ Low offset discriminator;
- Threshold provided by common 10-bit DAC (1/3 p.e./50 fC);
- "OR" of 16 triggers output.

Charge channel:

- Slow shaper CRRC2 with variable shaping time
 - (t= 50ns, 100ns, 200ns);
- > SCA with depth 2 (C = 0.5 pF)

Charge and fine time measurement :

- \geq 10 bit Wilkinson ADC;
- > T&H on slow shaper for charge measurement;
- **T&H** on TDC ramp (100 ns) for fine time measurement;
- > Coarse time measurement : timestamp with 100 ns step (10 MHz)

Serialization of digital output information



Digital architecture :

- SCA management of 16 channels independents;
- SCA management with depth of 2 for time and charge;
- SCA management like FIFO (ping-pong);
- Timestamp 24b +1b counters @ 10 MHz (1.67s)
- 40 MHz clock for ADC + SCA management + readout



Working overview :

- Only hit channels are readout
- Readout clock : 40 MHz
- Max Readout time (16 ch hit) : 25 µs
- 51 bits of data / hit channel (all gray)



Chip area : 17 mm^2 (5mmx 3.4mm) Submitted November 2009 and received in February 2010

Trigger efficiency



Charge measurements



10⁴

10³

10²

10

0

Time measurements





PARISROC ASIC

on mezzanine card 📷

FPGA

on Board v1