

## Front-end multi-channel PMT-associated readout chip for hodoscope application



|   | Chip Size   | X=2.2mm<br>Y=2.8mm<br>For 16channels | X=2.2mm<br>Y=2.8mm<br>For 16 channels |         |
|---|---|--------------------------------------|---------------------------------------|---------|
|   |   |                                      |                                       |         |
| Summary and Perspectives  |   |                                      |                                       |         |
| <ul> <li>A 16 full-channel ASIC (AMS SiGe BiCMOS 350nm) is realized for this application</li> <li>In next version:</li> </ul> | <ul> <li>A new test board is<br/>performed soon.</li> </ul> | designed for a real time             | beam test which                       | will be |
| 2. 64 channels in the next chip (4 ASIC/hodoscope)  | <ul> <li>Design of a new re</li> </ul>                      | adout chip with improved             | d speed performar                     | nce to  |

- ✤ A Time stamper system based on DLL (Delay Locked Loop) with a resulption 195ps has been designing and when the design is validated, it will be integrated
- be coupled with Diamond detectors





S.Deng<sup>(1-2)</sup>, H.Mathez<sup>(1-2)</sup>, Y.Zoccarato<sup>(1-2)</sup>, GN. Lu<sup>(3)</sup> (1) Institut de physque nucléaire de Lyon (IPNL), Université de Lyon, Université Lyon 1, CNRS/IN2P3 (2) MICRHAU: pole de MIcroélectronique Rhone, AUvergne (3) Institut des Nanotechnologies de Lyon(INL), UMR CNRS/ECL/INSA/UCBL





New Developments In Photodetection, 04-08 July 2011